(Cadence – Schematic, Virtuoso and SpectreRF) Designed, layout and simulated a 16 bit combinational multiplier of latch and flip flop based versions. Verified the correctness of the design through DRC ...
High speed and low power MAC unit is utmost requirement of today’s VLSI systems and digital signal processing applications like FFT, finite impulse response filters, convolution etc. In this paper, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback